Regviz

Alif Semiconductor /AE722F80F55D5LS_CM55_HP_View /LPGPIO /GPIO_SWPORTA_DDR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as GPIO_SWPORTA_DDR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Alif Semiconductor/AE722F80F55D5LS_CM55_HP_View/LPGPIO/GPIO_SWPORTA_DDR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (Val_0x0)GPIO_SWPORTA_DDR

GPIO_SWPORTA_DDR=Val_0x0

Description

GPIO Port Data Direction Register

Fields

GPIO_SWPORTA_DDR

The values written to this field independently control the data direction of the corresponding GPIO signal. The direction is input after system reset by default.

0 (Val_0x0): Input direction

1 (Val_0x1): Output direction

Links

()

Register License

THIS SOFTWARE IS PROVIDED “AS IS”. NO WARRANTIES, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE. ALIF SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data